# High-Throughput Multiplier Architectures Enabled by Intra-Unit Fast Forwarding 

Jihee Seo and Dae Hyun Kim

School of Electrical Engineering and Computer Science Washington State University

## Outline

- Motivation
- Related work
- Conventional arithmetic operation.
- On-line arithmetic operation.
- Our main work
- Intra-unit forwarding.
- High-throughput multiplier architectures (proposed).
- Application of our proposed architectures.
- NBBE-2, RBBE-4, and CRBBE-4.
- Simulation results
- Conclusion


## Arithmetic unit for high throughput

- The amount of data to be processed is hugely increased.
- Compute-intensive application : need to complete computation with shorter execution time.
- Memory-intensive application : need to process large data loaded from memory in time.
- $\rightarrow$ The importance of high-throughput processing unit goes up.
- The performance of arithmetic units has a great impact on the throughput of processing unit.


## Conventional arithmetic operation

- All digits must be known.
- Compute in parallel and digit-serially.



## On-line arithmetic operation [1]

- Can process partial input.
- So, it can be executed in overlapped manner.



## Conventional <br> vs On-line arithmetic operation [1]




## Example)

For complex operation $\frac{(a+b) * c d}{e-f}$

[1] M. D. Ercegovac, "On-line arithmetic : An overview," in Real Time Signal Processing VIII,Proc. SPIE, vol. 495, pp.86-93 6/24

## Dependency distance

- Distance between the instruction under data dependency.
- Example1)

$$
i 1: R 1=A \times B
$$

$\mathrm{i} 2: \mathrm{R} 2=\mathrm{C} \times \mathrm{R} 1 \quad$ Dependency distance : 1
(= $\mathbf{D} 1$ dependency)

- Example2)

- Example3)

$$
\begin{aligned}
& \mathrm{i} 1: R 1=A \times B \\
& \text { i2:R2 }=C \times D \\
& \text { i3: R3 = R2 } \times R 1 \longrightarrow \text { Dependency distance : } 2
\end{aligned}
$$

## Intra-unit forwarding

## Example) When Dependency distance $=1$

- 5 -stage 8bit x 8bit multiplication.



## Intra-unit forwarding

- Example) 5-stage unit.
- D1 ~ D4 dependency can be considered.
- D1 ~ D4 forwarding path can be added.
* Forwarding path type :
$i 1: R 1=A \times B$
$i 2: R 2=G \times D$
$i 3: R 3=E \times R 1$

Forward partial result using
D2 forwarding path.


## Intra-unit forwarding

- How about this case?
i1: R1 = A1 $\times$ B1
i2: R2 = A2 $\times$ R1 (D1 dependency)
Suppose, each stage takes 1 clock cycle.
i4: R4 = A4 x R1 (D3 dependency)



Full forwarding path


## Dependency type

- There are three types of dependencies we consider.

| For Y = OP1 x OP2 |  |  |
| :---: | :---: | :---: |
| Dependency | OP1 | OP2 |
| Type 01 | Independent | Dependent |
| Type 10 | Dependent | Independent |
| Type 11 | Dependent | Dependent |

Example)
Dependency Type :
Type 01
$\mathrm{i} 1: \mathrm{X}=\mathrm{A} \times \mathrm{B}$
$\mathrm{i} 2: \mathrm{Y}=\mathrm{C} \times \mathrm{X}$

| Type 10 | Type 11 |
| :---: | :---: |
| $i 1: X=A \times B$ |  |
| $i 1: X=A \times B$ |  |
| $i 2: Y=X \times C$ |  |
|  | $i 2: Y=X \times C$ |
|  | $i 3: Z=X \times Y$ |

## High-throughput multiplier architectures Arch1 (proposed)

- Resolve Type 01/10 dependencies. $\operatorname{stage}^{4}$ stage $^{3}{ }_{s t a g} \operatorname{sta}^{2} \operatorname{stage}^{-1}$

* Partial products ( $\left.P_{m n}=A_{m} \times B_{n}\right) \quad$ * Final product

PP (For Stage1)
M (new)
PP (For Stage2)
M (passsed)
PP (For Stage3)


## Arch1 (proposed)_example

- Example) i1: $\mathrm{X}=\mathrm{A} \times \mathrm{B}$
i2: $\mathrm{Y}=\mathrm{C} \times X_{\text {low }}$

( CIk : Clock cycle, ST : pipeline stage, Gen / Acc PR : Generated/Accumulated Partial Result )

|  | i1 |  |  |  |  | C |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clk | ST | Processed | Gen PR | Acc PR | ST | Processed | Gen PR | Acc PR |
| 1 | 1 | $\mathrm{~A}[7: 0] \times \mathrm{B}[1: 0]$ | $\mathrm{X}[1: 0]$ | $\mathrm{X}[1: 0]$ | - | - | - | - |
| 2 | 2 | $\mathrm{~A}[7: 0] \times \mathrm{B}[3: 2]$ | $\mathrm{X}[3: 2]$ | $\mathrm{X}[3: 0]$ | 1 | $\mathrm{C}[7: 0] \times \mathrm{X}[1: 0]$ | $\mathrm{Y}[1: 0]$ | $\mathrm{Y}[1: 0]$ |
| 3 | 3 | $\mathrm{~A}[7: 0] \times \mathrm{B}[5: 4]$ | $\mathrm{X}[5: 4]$ | $\mathrm{X}[5: 0]$ | 2 | $\mathrm{C}[7: 0] \times \mathrm{X}[3: 2]$ | $\mathrm{Y}[3: 2]$ | $\mathrm{Y}[3: 0]$ |
| 4 | 4 | $\mathrm{~A}[7: 0] \times \mathrm{B}[7: 6]$ | $\mathrm{X}[7: 6]$ | $\mathrm{X}[7: 0]$ | 3 | $\mathrm{C}[7: 0] \times \mathrm{X}[5: 4]$ | $\mathrm{Y}[5: 4]$ | $\mathrm{Y}[5: 0]$ |
| 5 | 5 | Sum + Carry row | $\mathrm{X}[15: 8]$ | $\mathrm{X}[15: 0]$ | 4 | $\mathrm{C}[7: 0] \times \mathrm{X}[7: 6]$ | $\mathrm{Y}[7: 6]$ | $\mathrm{Y}[7: 0]$ |
| 6 |  |  |  |  | 5 | Sum + Carry row | $\mathrm{Y}[15: 8]$ | $\mathrm{Y}[15: 0]$ |

## High-throughput multiplier architectures Arch2 (proposed)

- Resolve Type 01/10/11 dependencies.

* Partial products $\left(P_{m n}=A_{m} \times B_{n}\right) \quad$ * Final product

PP (For Stage1)
M (new)
PP (For Stage2)
M (passsed)
PP (For Stage3)


## Arch2 (proposed)_example

- Example) i1: $\mathrm{X}=\mathrm{A} \times \mathrm{B}$
$\mathbf{i 2}: Y=\mathrm{C} \times \mathrm{D}$
$\mathbf{i 3}: \mathrm{Z}=X_{\text {low }} \times Y_{\text {low }}$
( CIk : Clock cycle, ST : pipeline stage,
Gen / Acc PR: Generated/Accumulated Partial Result )


|  | i1 |  |  |  | i2 |  |  |  | i3 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clk | ST | Processed | Gen PR | Acc PR | ST | Processed | Gen PR | Acc PR | ST | Processed | Gen PR | Acc PR |
| 1 | 1 | A[1:0] x B[1:0] | X[1:0] | X[1:0] | - | - | - | - | - | - | - | - |
| 2 | 2 | $\begin{aligned} & \mathrm{A}[3: 2] \times \mathrm{B}[1: 0] \\ & \mathrm{B}[3: 2] \times \mathrm{A}[1: 0] \end{aligned}$ | X[3:2] | X[3:0] | 1 | $\mathrm{C}[1: 0] \times \mathrm{D}[1: 0]$ | Y[1:0] | Y[1:0] | - | - | - | - |
| 3 | 3 | $\begin{aligned} & A[5: 4] \times \mathrm{B}[3: 0] \\ & \mathrm{B}[5: 4] \times \mathrm{A}[3: 0] \end{aligned}$ | X[5:4] | X[5:0] | 2 | $\begin{aligned} & \mathrm{C}[3: 2] \times \mathrm{D}[1: 0] \\ & \mathrm{D}[3: 2] \times \mathrm{C}[1: 0] \end{aligned}$ | Y[3:2] | Y[3:0] | 1 | $\mathrm{X}[1: 0] \times \mathrm{Y}[1: 0]$ | $\mathrm{Z}[1: 0]$ | Z[1:0] |
| 4 | 4 | $\begin{aligned} & A[7: 6] \times \mathrm{B}[5: 0] \\ & \mathrm{B}[7: 6] \times \mathrm{A}[5: 0] \end{aligned}$ | X[7:6] | X[7:0] | 3 | $\begin{aligned} & C[5: 4] \times D[3: 0] \\ & D[5: 4] \times C[3: 0] \end{aligned}$ | Y[5:4] | Y[5:0] | 2 | $\begin{aligned} & \mathrm{X}[3: 2] \times \mathrm{Y}[1: 0] \\ & \mathrm{Y}[3: 2] \times \mathrm{X}[1: 0] \end{aligned}$ | Z[3:2] | Z[3:0] |
| 5 | 5 | Sum + Carry row | X[15:8] | X[15:0] | 4 | $\begin{aligned} & C[7: 6] \times D[5: 0] \\ & D[7: 6] \times C[5: 0] \end{aligned}$ | Y[7:6] | Y[7:0] | 3 | $\begin{aligned} & \mathrm{X}[5: 4] \times \mathrm{Y}[3: 0] \\ & \mathrm{Y}[5: 4] \times \mathrm{X}[3: 0] \end{aligned}$ | Z[5:4] | Z[5:0] |
| 6 |  |  |  |  | 5 | Sum + Carry row | Y[15:8] | Y[15:0] | 4 | $\begin{aligned} & \mathrm{X}[7: 6] \times \mathrm{Y}[5: 0] \\ & \mathrm{Y}[7: 6] \times \mathrm{X}[5: 0] \end{aligned}$ | Z[7:6] | Z[7:0] |
| 7 |  |  |  |  |  |  |  |  | 5 | Sum + Carry row | Z[15:8] | Z[15:0] |

## Hardware implementation

For S-stage $\mathbf{N}$-bit x $\mathbf{N}$-bit multiplication


PPG: Partial Product Generation,
PPR : Partial Product Reduction
CPA : Carry-Propagate addition
NBBE-2 : Radix-4 Normal Binary based Booth encoded multiplier
RBBE-4 : Radix-16 Redundant Binary based Booth encoded multiplier
CRBBE-4 : Radix-16 Covalent Radix-16 based Booth encoded multiplier
[1] D. P. Agrawal and T. R. N. Rao, "On Multiple Operand Addition of signed Binary Numbers," in IEEE Trans. on Computers, vol. c27, no. 11, Nov. 1978, pp. 1068 - 1070.
[2] A. D. Booth, "A Signed Binary Multiplication Technique" in The Quarterly Journal of Mechanics and Applied Mathematics, vol. 4, no. 3, Jan. 1951, pp. 236 - 240.
[3] X. Cui, W. Liu, X. Chen, Earl E. Swartzlander Jr., and F. Lombardi, "A Modified Partial Product Generator for Redundant Binary Multipliers," in IEEE Trans. on Computers, vol. 65, no. 4, Apr. 2016, pp 1165 - 1171.
[4] H. Makino, Y. Nakase, H. Suzuki, H. Morinaka, H. Shinohara et al., "An 8.8-ns 54x54-Bit Multiplier with High Speed
Redundant Binary Architecture," in IEEE Journal of Solid State Circuits, vol. 31, no. 6, 1996, pp 773-783.
[5] N. Besli and R. G. Deshmukh, "A Novel redundant Binary Signed-Digit(RBSD) Booth's Encoding," in Proc. IEEE
SoutheastConf, Apr. 2002, pp 426-431.
[6] Y. He and C.-H. Chang, "a New Redundant Binary Booth Encoding for Fast $2^{n}$-Bit Multiplier Design," in IEEE Trans. on Circuits and Systems, vol. 56, no. 6, 2009, pp. 1192-1201.
[7] P. M. Kogge and H. S. Stone, "A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations,"

## Simulation setting

- 2 / 3 / 5 stages 32 / 64 bit signed integer multiplier architectures.
- Implementation:
- VHDL
- Synthesis:
- Synopsys Design Compiler
- Nangate 45nm Open Cell Library
- Execution time simulation:
- C/C++
- Metrics:
- Clock period
- Area
- Power consumption
- Execution time


## Simulation setting

- Compare four architectures for each multiplier (NBBE-2/ RBBE-4/ CRBBE-4).
- N-P : Non-Pipelined multiplier architecture.
- Base : Pipelined architecture without intra-unit forwarding paths.
- Arch1 : Pipelined architecture with intra-unit forwarding paths. Type 01/10 dependencies can be resolved.
- Arch2 : Pipelined architecture with intra-unit forwarding paths. Type 01/10/11 dependencies can be resolved.


(Proposed)



## Clock period

- Base, Arch1, and Arch2 are scaled to N-P.



## Area / Power



## Execution time

For Dep(r) case :


## Execution time

- Measured for 5stage 64bit multiplier architectures (scaled to N-P).


CRBBE-4


RBBE-4


## Conclusion

- The performance of arithmetic units has a great impact on the throughput of processing unit.
- Since there is certain-operation dominated situation and multiplication is heavily used operation, we focus on improving throughput in integer multiplication.
- Our main work is :
- 1. propose high-throughput multiplier architectures(Arch1 \& 2) by
$\cdot$ inserting fast-forwarding path to intra-unit pipelined architecture.
- 2. show details of hardware implementation.
- 3. We also apply proposed architectures to existing multipliers
- (NBBE-2, RBBE-4, CRBBE-4).
- The simulation results show that, compared to N-P, Arch1 and Arch2 achieve $\mathbf{6 \sim 3 5 \%}$ and $20 \sim 27 \%$ execution time reduction with small area and power overhead.

Thank you!
\&

## Question? :

